Sciweavers

2424 search results - page 413 / 485
» The High Level Architecture for Simulations
Sort
View
ECBS
2007
IEEE
161views Hardware» more  ECBS 2007»
15 years 7 months ago
Alert Fusion for a Computer Host Based Intrusion Detection System
Intrusions impose tremendous threats to today’s computer hosts. Intrusions using security breaches to achieve unauthorized access or misuse of critical information can have cata...
Chuan Feng, Jianfeng Peng, Haiyan Qiao, Jerzy W. R...
ET
2007
84views more  ET 2007»
15 years 5 months ago
Built-in Self-test and Defect Tolerance in Molecular Electronics-based Nanofabrics
We propose a built-in self-test (BIST) procedure for nanofabrics implemented using chemically assembled electronic nanotechnology. Several fault detection configurations are prese...
Zhanglei Wang, Krishnendu Chakrabarty
NETWORK
2006
84views more  NETWORK 2006»
15 years 5 months ago
VON: a scalable peer-to-peer network for virtual environments
: The scalability of large-scale networked virtual environments (NVEs) suchastoday's Massively Multiplayer Online Games (MMOGs) faces inherent limits imposed by the client-ser...
Shun-Yun Hu, Jui-Fa Chen, Tsu-Han Chen
DAC
2009
ACM
16 years 6 months ago
Energy-aware error control coding for Flash memories
The use of Flash memories in portable embedded systems is ever increasing. This is because of the multi-level storage capability that makes them excellent candidates for high dens...
Veera Papirla, Chaitali Chakrabarti
DAC
2009
ACM
16 years 6 months ago
Decoding nanowire arrays fabricated with the multi-spacer patterning technique
Silicon nanowires are a promising solution to address the increasing challenges of fabrication and design at the future nodes of the Complementary Metal-Oxide-Semiconductor (CMOS)...
M. Haykel Ben Jamaa, Yusuf Leblebici, Giovanni De ...