Sciweavers

2424 search results - page 93 / 485
» The High Level Architecture for Simulations
Sort
View
DSRT
1998
IEEE
14 years 1 months ago
A Network Architecture for Remote Rendering
Internet-based virtual environments (VEs) let users explore multiple virtual worlds with many different geometric models which are downloaded rather than predistributed. To avoid ...
Gerd Hesina, Dieter Schmalstieg
ASAP
2004
IEEE
123views Hardware» more  ASAP 2004»
14 years 17 days ago
A Packet Scheduling Algorithm for IPSec Multi-Accelerator Based Systems
IPSec is a suite of protocols that adds security to communications at the IP level. Protocols within the IPSec suite make extensive use of cryptographic algorithms. Since these al...
Fabien Castanier, Alberto Ferrante, Vincenzo Piuri
HPCA
2003
IEEE
14 years 9 months ago
Caches and Hash Trees for Efficient Memory Integrity
We study the hardware cost of implementing hash-tree based verification of untrusted external memory by a high performance processor. This verification could enable applications s...
Blaise Gassend, G. Edward Suh, Dwaine E. Clarke, M...
WSC
2008
13 years 11 months ago
A preliminary study of optimal splitting for rare-event simulation
Efficiency is a big concern when using simulation to estimate rare-event probabilities, since a huge number of simulation replications may be needed in order to obtain a reasonabl...
John F. Shortle, Chun-Hung Chen
MASCOTS
2010
13 years 10 months ago
Barra: A Parallel Functional Simulator for GPGPU
Abstract--We present Barra, a simulator of Graphics Processing Units (GPU) tuned for general purpose processing (GPGPU). It is based on the UNISIM framework and it simulates the na...
Sylvain Collange, Marc Daumas, David Defour, David...