Sciweavers

2424 search results - page 98 / 485
» The High Level Architecture for Simulations
Sort
View
DAIS
2006
13 years 10 months ago
Timing Driven Architectural Adaptation
Computing devices are becoming computing platforms. Not the operating system and hardware characteristics will determine the footprint of an application, but the resources that ar...
Andrew Wils, Yolande Berbers, Tom Holvoet, Karel D...
DAC
2005
ACM
14 years 9 months ago
High performance computing on fault-prone nanotechnologies: novel microarchitecture techniques exploiting reliability-delay trad
Device and interconnect fabrics at the nanoscale will have a density of defects and susceptibility to transient faults far exceeding those of current silicon technologies. In this...
Andrey V. Zykov, Elias Mizan, Margarida F. Jacome,...
ICCAD
2002
IEEE
154views Hardware» more  ICCAD 2002»
14 years 5 months ago
Concurrent flip-flop and repeater insertion for high performance integrated circuits
For many years, CMOS process scaling has allowed a steady increase in the operating frequency and integration density of integrated circuits. Only recently, however, have we reach...
Pasquale Cocchini
ASYNC
1997
IEEE
140views Hardware» more  ASYNC 1997»
14 years 12 days ago
The Design and Verification of A High-Performance Low-Control-Overhead Asynchronous Differential Equation Solver
Abstract-This paper describes the design and verification of a high-performance asynchronous differential equation solver benchmark circuit. The design has low control overhead whi...
Kenneth Y. Yun, Ayoob E. Dooply, Julio Arceo, Pete...
NOCS
2007
IEEE
14 years 3 months ago
Fast, Accurate and Detailed NoC Simulations
Network-on-Chip (NoC) architectures have a wide variety of parameters that can be adapted to the designer’s requirements. Fast exploration of this parameter space is only possib...
Pascal T. Wolkotte, Philip K. F. Hölzenspies,...