Sciweavers

379 search results - page 14 / 76
» The Imagine Stream Processor
Sort
View
ASPLOS
2000
ACM
14 years 1 days ago
Slipstream Processors: Improving both Performance and Fault Tolerance
Processors execute the full dynamic instruction stream to arrive at the final output of a program, yet there exist shorter instruction streams that produce the same overall effec...
Karthik Sundaramoorthy, Zachary Purser, Eric Roten...
DSD
2005
IEEE
68views Hardware» more  DSD 2005»
14 years 1 months ago
Throughput of Streaming Applications Running on a Multiprocessor Architecture
In this paper we study the timing behaviour of streaming applications running on a multiprocessor architecture. Dependencies are derived between the application throughput and the...
Nikolay Kavaldjiev, Gerard J. M. Smit, Pierre G. J...
ICCAD
2003
IEEE
195views Hardware» more  ICCAD 2003»
14 years 4 months ago
Compiler-Based Register Name Adjustment for Low-Power Embedded Processors
We preseM an algorithm for compiler-driven regisrer mme adjustment with rhe main goal of power minimization on instruction fetch und mgisterjile access. In mosr instruction set ar...
Peter Petrov, Alex Orailoglu
ECRTS
2007
IEEE
14 years 2 months ago
Cache-Aware Timing Analysis of Streaming Applications
Of late, there has been a considerable interest in models, algorithms and methodologies specifically targeted towards designing hardware and software for streaming applications. ...
Samarjit Chakraborty, Tulika Mitra, Abhik Roychoud...
IPPS
2005
IEEE
14 years 1 months ago
Stream PRAM
Parallel random access memory, or PRAM, is a now venerable model of parallel computation that that still retains its usefulness for the design and analysis of parallel algorithms....
Darrell R. Ulm, Michael Scherger