202 search results - page 23 / 41 » The Instruction Execution Mechanism for Responsive Multithre... |
PATMOS
2005
Springer
14 years 1 months ago
2005
Springer
Modern embedded processors use small and simple branch predictors to improve performance. Using complex and accurate branch predictors, while desirable, is not possible as such pre...
CASES
2003
ACM
14 years 25 days ago
2003
ACM
Software thread integration (STI) is a compilation technique which enables the efficient use of an application’s fine-grain idle time on generic processors without special hardw...
APCSAC
2000
IEEE
14 years 10 hour ago
2000
IEEE
This paper briefly reviews the current research into RISC microprocessor architecture, which now seems to be so complex as to make the acronym somewhat of an oxymoron. In response...
IPPS
2006
IEEE
14 years 1 months ago
2006
IEEE
Narrow values that can be represented by less number of bits than the full machine width occur very frequently in programs. On the other hand, clustering mechanisms enable cost- a...
ISCAPDCS
2004
13 years 9 months ago
2004
Hyperthreaded(HT) and simultaneous multithreaded (SMT) processors are now available in commodity workstations and servers. This technology is designed to increase throughput by ex...