Sciweavers

314 search results - page 27 / 63
» The Nachos Instructional Operating System
Sort
View
ISCA
2006
IEEE
144views Hardware» more  ISCA 2006»
13 years 8 months ago
Conditional Memory Ordering
Conventional relaxed memory ordering techniques follow a proactive model: at a synchronization point, a processor makes its own updates to memory available to other processors by ...
Christoph von Praun, Harold W. Cain, Jong-Deok Cho...
IISWC
2006
IEEE
14 years 2 months ago
Workload Characterization of 3D Games
—The rapid pace of change in 3D game technology makes workload characterization necessary for every game generation. Comparing to CPU characterization, far less quantitative info...
Jordi Roca, Victor Moya Del Barrio, Carlos Gonz&aa...
CC
2004
Springer
134views System Software» more  CC 2004»
14 years 18 days ago
Widening Integer Arithmetic
Abstract. Some codes require computations to use fewer bits of precision than are normal for the target machine. For example, Java requires 32-bit arithmetic even on a 64-bit targe...
Kevin Redwine, Norman Ramsey
IJCAI
1989
13 years 10 months ago
Integrating Knowledge-Based System and Neural Network Techniques for Robotic Skill Acquisition
This paper describes an approach to robotic control that is patterned after models of human skill acquisition. The intent is to develop robots capable of learning how to accomplis...
David Handelman, Stephen Lane, Jack Gelfand
ASPLOS
2012
ACM
12 years 4 months ago
Comprehensive kernel instrumentation via dynamic binary translation
Dynamic binary translation (DBT) is a powerful technique that enables fine-grained monitoring and manipulation of an existing program binary. At the user level, it has been emplo...
Peter Feiner, Angela Demke Brown, Ashvin Goel