Sciweavers

314 search results - page 39 / 63
» The Nachos Instructional Operating System
Sort
View
HPCA
1997
IEEE
14 years 1 months ago
Software-Managed Address Translation
In this paper we explore software-managed address translation. The purpose of the study is to specify the memory management design for a high clock-rate PowerPC implementation in ...
Bruce L. Jacob, Trevor N. Mudge
PGLDB
2003
166views Database» more  PGLDB 2003»
13 years 10 months ago
ROSA: A Data Model and Query Language for e-Learning Objects
Learning Content Management Systems (LCMS) supports e-learning applications with storage and efficient access for e-learning objects (LO)s. ROSA is a LCMS built as a semantic laye...
Fabio Porto, Ana Maria de Carvalho Moura, Adriana ...
IISWC
2009
IEEE
14 years 3 months ago
Understanding PARSEC performance on contemporary CMPs
PARSEC is a reference application suite used in industry and academia to assess new Chip Multiprocessor (CMP) designs. No investigation to date has profiled PARSEC on real hardwa...
Major Bhadauria, Vincent M. Weaver, Sally A. McKee
IPPS
1996
IEEE
14 years 29 days ago
Software Support for Virtual Memory-Mapped Communication
Virtual memory-mapped communication (VMMC) is a communication model providing direct data transfer between the sender's and receiver's virtual address spaces. This model...
Cezary Dubnicki, Liviu Iftode, Edward W. Felten, K...
SIGOPS
2011
255views Hardware» more  SIGOPS 2011»
13 years 3 months ago
Bridging functional heterogeneity in multicore architectures
Heterogeneous processors that mix big high performance cores with small low power cores promise excellent single– threaded performance coupled with high multi–threaded through...
Dheeraj Reddy, David A. Koufaty, Paul Brett, Scott...