Sciweavers

314 search results - page 53 / 63
» The Nachos Instructional Operating System
Sort
View
ISPASS
2005
IEEE
14 years 2 months ago
Simulation Differences Between Academia and Industry: A Branch Prediction Case Study
Computer architecture research in academia and industry is heavily reliant on simulation studies. While microprocessor companies have the resources to develop highly detailed simu...
Gabriel H. Loh
IEAAIE
2005
Springer
14 years 2 months ago
A Semi-autonomous Wheelchair with HelpStar
This paper describes a semi-autonomous wheelchair enabled with “HelpStar” that provides a user who is visually impaired with mobility independence. Our “HelpStar” enabled s...
Hajime Uchiyama, Leonidas Deligiannidis, Walter D....
SIGMETRICS
2003
ACM
147views Hardware» more  SIGMETRICS 2003»
14 years 2 months ago
Effect of node size on the performance of cache-conscious B+-trees
In main-memory databases, the number of processor cache misses has a critical impact on the performance of the system. Cacheconscious indices are designed to improve performance b...
Richard A. Hankins, Jignesh M. Patel
ICS
1999
Tsinghua U.
14 years 1 months ago
Reducing cache misses using hardware and software page placement
As the gap between memory and processor speeds continues to widen, cache efficiency is an increasingly important component of processor performance. Compiler techniques have been...
Timothy Sherwood, Brad Calder, Joel S. Emer
ASAP
2004
IEEE
127views Hardware» more  ASAP 2004»
14 years 16 days ago
A Public-Key Cryptographic Processor for RSA and ECC
We describe a general-purpose processor architecture for accelerating public-key computations on server systems that demand high performance and flexibility to accommodate large n...
Hans Eberle, Nils Gura, Sheueling Chang Shantz, Vi...