Sciweavers

5086 search results - page 104 / 1018
» The Power of Comparative Reasoning
Sort
View
LCN
2003
IEEE
14 years 3 months ago
Performance Evaluation of IP Paging with Power Save Mechanism
We evaluate the performance of IP paging with power save mechanism by formulating an analytical model and carrying out simulation study of Integrated IP Paging Protocol (IIPP) tha...
Ved Kafle, Sangheon Pack, Yanghee Choi
ISLPED
2010
ACM
193views Hardware» more  ISLPED 2010»
13 years 10 months ago
PASAP: power aware structured ASIC placement
Structured ASICs provide an exciting middle ground between FPGA and ASIC design methodologies. Compared to ASIC, structured ASIC based designs require lower non recurring engineer...
Ashutosh Chakraborty, David Z. Pan
OSDI
2008
ACM
14 years 10 months ago
A Comparison of High-Level Full-System Power Models
Dynamic power management in enterprise environments requires an understanding of the relationship between resource utilization and system-level power consumption. Power models bas...
Suzanne Rivoire, Parthasarathy Ranganathan, Christ...
ASPDAC
2008
ACM
83views Hardware» more  ASPDAC 2008»
14 years 1 days ago
Run-time power gating of on-chip routers using look-ahead routing
Since on-chip routers in Network-on-Chips play a key role in on-chip communication between cores, they should be always preparing for packet injections even if a part of cores are ...
Hiroki Matsutani, Michihiro Koibuchi, Hideharu Ama...
ICCD
2002
IEEE
110views Hardware» more  ICCD 2002»
14 years 7 months ago
Branch Predictor Prediction: A Power-Aware Branch Predictor for High-Performance Processors
We introduce Branch Predictor Prediction (BPP) as a power-aware branch prediction technique for high performance processors. Our predictor reduces branch prediction power dissipat...
Amirali Baniasadi, Andreas Moshovos