ICCD 2002 - PDF Preprint Papers

ICCD 2002 International Conference on Computer Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ICCD-2002 Paper

click to vote

ICCD
2002
IEEE

257views Hardware» more ICCD 2002»

Requirements for Automotive System Engineering Tools

14 years 8 months ago

Download www.joachimschlosser.de

The requirements to system and software development tools brought up by the automotive industry differ from the requirements that other customers have. The important catchwords he...

Joachim Schlosser

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	257	Requirements for Automotive System Engineering Tools	claim
2	228	JMA: The Java-Multithreading Architecture for Embedded Processors	claim
3	164	Locating Tiny Sensors in Time and Space: A Case Study	claim
4	160	Modeling Switching Activity Using Cascaded Bayesian Networks for Correlated Input Streams	claim
5	152	Register Binding Based Power Management for High-level Synthesis of Control-Flow Intensive Behaviors	claim
6	151	Adaptive Pipeline Depth Control for Processor Power-Management	claim
7	146	From ASIC to ASIP: The Next Design Discontinuity	claim
8	141	Embedded Operating System Energy Analysis and Macro-Modeling	claim
9	140	Fitted Elmore Delay: A Simple and Accurate Interconnect Delay Model	claim
10	138	The Imagine Stream Processor	claim
11	137	Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction	claim
12	135	Legacy SystemC Co-Simulation of Multi-Processor Systems-on-Chip	claim
13	132	Applying Decay Strategies to Branch Predictors for Leakage Energy Savings	claim
14	130	Branch Behavior of a Commercial OLTP Workload on Intel IA32 Processors	claim
15	128	Subword Sorting with Versatile Permutation Instructions	claim
16	127	GPE: A New Representation for VLSI Floorplan Problem	claim
17	122	Using Offline and Online BIST to Improve System Dependability - The TTPC-C Example	claim
18	122	Cost-Effective Concurrent Test Hardware Design for Linear Analog Circuits	claim
19	115	Low-Power, High-Speed CMOS VLSI Design	claim
20	114	Balancing the Interconnect Topology for Arrays of Processors between Cost and Power	claim
21	113	System-Architectures for Sensor Networks Issues, Alternatives, and Directions	claim
22	113	A Framework for Data Prefetching Using Off-Line Training of Markovian Predictors	claim
23	110	Branch Predictor Prediction: A Power-Aware Branch Predictor for High-Performance Processors	claim
24	110	Efficient PEEC-Based Inductance Extraction Using Circuit-Aware Techniques	claim
25	109	Physical Planning Of On-Chip Interconnect Architectures	claim
26	108	Low Power Mixed-Mode BIST Based on Mask Pattern Generation Using Dual LFSR Re-Seeding	claim
27	108	Accurate and Efficient Static Timing Analysis with Crosstalk	claim
28	107	A Standard-Cell Placement Tool for Designs with High Row Utilization	claim
29	106	A Low Energy Set-Associative I-Cache with Extended BTB	claim
30	106	A Distributed Computation Platform for Wireless Embedded Sensing	claim
31	103	A Stream Processor Development Platform	claim
32	101	Improving the Efficiency of Circuit-to-BDD Conversion by Gate and Input Ordering	claim
33	98	Parallel Multiple-Symbol Variable-Length Decoding	claim
34	97	Trace-Level Speculative Multithreaded Architecture	claim
35	97	Fault Dictionary Size Reduction through Test Response Superposition	claim
36	93	Speculative Trace Scheduling in VLIW Processors	claim
37	93	Impact of Scaling on the Effectiveness of Dynamic Power Reduction Schemes	claim
38	88	Improving Processor Performance by Simplifying and Bypassing Trivial Computations	claim
39	79	TAXI: Trace Analysis for X86 Interpretation	claim
40	70	Dynamic Loop Caching Meets Preloaded Loop Caching - A Hybrid Approach	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers