Sciweavers

283 search results - page 40 / 57
» The Price of Routing in FPGAs
Sort
View
FPGA
2009
ACM
159views FPGA» more  FPGA 2009»
14 years 2 months ago
Choose-your-own-adventure routing: lightweight load-time defect avoidance
Aggressive scaling increases the number of devices we can integrate per square millimeter but makes it increasingly difficult to guarantee that each device fabricated has the inte...
Raphael Rubin, André DeHon
NETCOOP
2007
Springer
14 years 1 months ago
Load Shared Sequential Routing in MPLS Networks: System and User Optimal Solutions
Recently Gerald Ash has shown through case studies that event dependent routing is attractive in large scale multi-service MPLS networks. In this paper, we consider the application...
Gilles Brunet, Fariba Heidari, Lorne Mason
NCA
2003
IEEE
14 years 24 days ago
Kernel-based Web switches providing content-aware routing
Locally distributed Web server systems represent a costeffective solution to the performance problems due to high traffic volumes reaching popular Web sites. In this paper, we fo...
Mauro Andreolini, Michele Colajanni, Marcello Nucc...
DAC
2005
ACM
14 years 8 months ago
Architecture-adaptive range limit windowing for simulated annealing FPGA placement
Previous research has shown both theoretically and practically that simulated annealing can greatly benefit from the incorporation of an adaptive range limiting window to control ...
Kenneth Eguro, Scott Hauck, Akshay Sharma
ISVLSI
2007
IEEE
116views VLSI» more  ISVLSI 2007»
14 years 1 months ago
Impact of Process Variations on Carbon Nanotube Bundle Interconnect for Future FPGA Architectures
As CMOS technology continues to scale, copper interconnect (CuI) will hinder the performance and reliability of Field Programmable Gate Arrays (FPGA) motivating the need for alter...
Soumya Eachempati, Narayanan Vijaykrishnan, Arthur...