Sciweavers

862 search results - page 152 / 173
» The amorphous FPGA architecture
Sort
View
ASAP
2008
IEEE
82views Hardware» more  ASAP 2008»
14 years 2 months ago
Run-time thread sorting to expose data-level parallelism
We address the problem of data parallel processing for computational quantum chemistry (CQC). CQC is a computationally demanding tool to study the electronic structure of molecule...
Tirath Ramdas, Gregory K. Egan, David Abramson, Ki...
CODES
2008
IEEE
14 years 2 months ago
Highly-cited ideas in system codesign and synthesis
We conducted a study of citations of papers published between 1996 and 2006 in the CODES and ISSS conferences, representing the hardware/software codesign and system synthesis com...
Frank Vahid, Tony Givargis
DATE
2008
IEEE
76views Hardware» more  DATE 2008»
14 years 2 months ago
Front End Device for Content Networking
The bandwidth and speed of network connections are continually increasing. The speed increase in network technology is set to soon outpace the speed increase in CMOS technology. T...
Jeremy Buboltz, Taskin Koçak
IPPS
2006
IEEE
14 years 2 months ago
An adaptive system-on-chip for network applications
This paper presents the hardware architecture of DynaCORE, a dynamically reconfigurable system-on-chip for network applications. DynaCORE is an application specific coprocessor ...
Roman Koch, Thilo Pionteck, Carsten Albrecht, Erik...
VTC
2006
IEEE
117views Communications» more  VTC 2006»
14 years 2 months ago
Design and Implementation of Robust Time/Frequency Offset Tracking Algorithm for MIMO-OFDM Receivers
— In this paper, the robust time and frequency offset tracking algorithms and architecture for high throughput wireless local area network (WLAN) systems are presented. The desig...
Il-Gu Lee, Heejung Yu, Eunyoung Choi, Jungbo Son, ...