Sciweavers

517 search results - page 17 / 104
» The design of a low energy FPGA
Sort
View
HAIS
2010
Springer
13 years 9 months ago
Analysing the Low Quality of the Data in Lighting Control Systems
Energy efficiency represents one of the main challenges in the engineering field, i.e., by means of decreasing the energy consumption due to a better design minimising the energy ...
José Ramón Villar, Enrique A. de la ...
DAC
2004
ACM
14 years 8 months ago
FPGA power reduction using configurable dual-Vdd
Power optimization is of growing importance for FPGAs in nanometer technologies. Considering dual-Vdd technique, we show that configurable power supply is required to obtain a sat...
Fei Li, Yan Lin, Lei He
FPL
2005
Springer
110views Hardware» more  FPL 2005»
14 years 27 days ago
CUSTARD - A Customisable Threaded FPGA Soft Processor and Tools
Abstract. We propose CUSTARD — CUStomisable Threaded ARchitecture — a soft processor design space that combines support for multiple hardware threads and automatically generate...
Robert G. Dimond, Oskar Mencer, Wayne Luk
SIGOPS
2010
85views more  SIGOPS 2010»
13 years 5 months ago
An energy case for hybrid datacenters
Reducing energy consumption in datacenters is key to building low cost datacenters. To address this challenge, we explore the potential of hybrid datacenter designs that mix low p...
Byung-Gon Chun, Gianluca Iannaccone, Giuseppe Iann...
ADHOC
2008
131views more  ADHOC 2008»
13 years 7 months ago
Ad hoc routing for multilevel power save protocols
Designing energy efficient protocols for ad hoc networks is important since there has been little improvement in the amount of energy stored on these devices. Previous work [1]
Matthew J. Miller, Nitin H. Vaidya