Sciweavers

6542 search results - page 1203 / 1309
» The tao of parallelism in algorithms
Sort
View
SAC
2006
ACM
14 years 3 months ago
Building the functional performance model of a processor
In this paper, we present an efficient procedure for building a piecewise linear function approximation of the speed function of a processor with hierarchical memory structure. Th...
Alexey L. Lastovetsky, Ravi Reddy, Robert Higgins
AINA
2005
IEEE
14 years 2 months ago
Fast and Scalable Multi-TCAM Classification Engine for Wide Policy Table Lookup
With the explosive growth of Internet traffic, the next generation switches are designed to provide forwarding speed up to 10Gbps or above. To meet the challenges of delivering wi...
Nen-Fu Huang, Kwei-Bor Chen, Whai-En Chen
ASAP
2005
IEEE
133views Hardware» more  ASAP 2005»
14 years 2 months ago
Speedups from Partitioning Critical Software Parts to Coarse-Grain Reconfigurable Hardware
In this paper, we propose a hardware/software partitioning method for improving applications’ performance in embedded systems. Critical software parts are accelerated on hardwar...
Michalis D. Galanis, Grigoris Dimitroulakos, Costa...
ASAP
2005
IEEE
142views Hardware» more  ASAP 2005»
14 years 2 months ago
Decimal Floating-Point Square Root Using Newton-Raphson Iteration
With continued reductions in feature size, additional functionality may be added to future microprocessors to boost the performance of important application domains. Due to growth...
Liang-Kai Wang, Michael J. Schulte
CAMP
2005
IEEE
14 years 2 months ago
Real-Time Low Level Feature Extraction for On-Board Robot Vision Systems
Abstract— Robot vision systems notoriously require large computing capabilities, rarely available on physical devices. Robots have limited embedded hardware, and almost all senso...
Roberto Pirrone, Giuseppe Careri, F. Saverio Fabia...
« Prev « First page 1203 / 1309 Last » Next »