Sciweavers

131 search results - page 10 / 27
» Theoretical and practical limits of dynamic voltage scaling
Sort
View
RECOMB
2005
Springer
14 years 8 months ago
A Practical Approach to Significance Assessment in Alignment with Gaps
Abstract. Current numerical methods for assessing the statistical significance of local alignments with gaps are time consuming. Analytical solutions thus far have been limited to ...
Nicholas Chia, Ralf Bundschuh
ICC
2009
IEEE
154views Communications» more  ICC 2009»
14 years 2 months ago
Load Balancing vs. Distributed Rate Limiting: An Unifying Framework for Cloud Control
— With the expansion of cloud-based services, the question as to how to control usage of such large distributed systems has become increasingly important. Load balancing (LB), an...
Rade Stanojevic, Robert Shorten
ISLPED
2009
ACM
108views Hardware» more  ISLPED 2009»
14 years 9 days ago
Technology flavor selection and adaptive techniques for timing-constrained 45nm subthreshold circuits
We investigate techniques to design 45nm minimum-energy subthreshold CMOS circuits under timing constraints, considering the practical case of an 8-bit multiplier. We first show ...
David Bol, Denis Flandre, Jean-Didier Legat
ISLPED
2009
ACM
168views Hardware» more  ISLPED 2009»
14 years 2 months ago
Low power circuit design based on heterojunction tunneling transistors (HETTs)
The theoretical lower limit of subthreshold swing in MOSFETs (60 mV/decade) significantly restricts low voltage operation since it results in a low ON to OFF current ratio at low ...
Daeyeon Kim, Yoonmyung Lee, Jin Cai, Isaac Lauer, ...
CASES
2006
ACM
14 years 1 months ago
Methods for power optimization in distributed embedded systems with real-time requirements
Dynamic voltage scaling and sleep state control have been shown to be extremely effective in reducing energy consumption in CMOS circuits. Though plenty of research papers have st...
Razvan Racu, Arne Hamann, Rolf Ernst, Bren Mochock...