Sciweavers

598 search results - page 110 / 120
» Thermal-aware task scheduling at the system software level
Sort
View
EMSOFT
2010
Springer
13 years 6 months ago
Power-aware temporal isolation with variable-bandwidth servers
Variable-bandwidth servers (VBS) control process execution speed by allocating variable CPU bandwidth to processes. VBS enables temporal isolation of EDF-scheduled processes in th...
Silviu S. Craciunas, Christoph M. Kirsch, Ana Soko...
UIST
2006
ACM
14 years 2 months ago
Pen-top feedback for paper-based interfaces
Current paper-based interfaces such as PapierCraft, provide very little feedback and this limits the scope of possible interactions. So far, there has been little systematic explo...
Chunyuan Liao, François Guimbretière...
ERSA
2006
133views Hardware» more  ERSA 2006»
13 years 10 months ago
An FPGA based Co-Design Architecture for MIMO Lattice Decoders
MIMO systems have attracted great attentions because of their huge capacity. The hardware implementation of MIMO decoder becomes a challenging task as the complexity of the MIMO sy...
Cao Liang, Jing Ma, Xin-Ming Huang
APSEC
1998
IEEE
14 years 27 days ago
Change Impact Analysis for A Class Hierarchy
Modified programs are required to be retested to determine whether changes have been made correctly and to investigate whether those cause any adverse effect on the program behavi...
Yoon Kyu Jang, Heung Seok Chae, Yong Rae Kwon, Doo...
FPGA
2007
ACM
124views FPGA» more  FPGA 2007»
14 years 16 days ago
Efficient hardware checkpointing: concepts, overhead analysis, and implementation
Progress in reconfigurable hardware technology allows the implementation of complete SoCs in today's FPGAs. In the context design for reliability, software checkpointing is a...
Dirk Koch, Christian Haubelt, Jürgen Teich