Sciweavers

241 search results - page 38 / 49
» Thread Partitioning and Scheduling Based on Cost Model
Sort
View
CODES
2003
IEEE
14 years 1 months ago
Schedule-aware performance estimation of communication architecture for efficient design space exploration
In this paper, we are concerned about the performance estimation of bus-based architectures assuming that the task partitioning on the processing components is already determined....
Sungchan Kim, Chaeseok Im, Soonhoi Ha
ICS
2004
Tsinghua U.
14 years 1 months ago
CQoS: a framework for enabling QoS in shared caches of CMP platforms
Cache hierarchies have been traditionally designed for usage by a single application, thread or core. As multi-threaded (MT) and multi-core (CMP) platform architectures emerge and...
Ravi R. Iyer
ASPDAC
2006
ACM
148views Hardware» more  ASPDAC 2006»
14 years 6 days ago
TAPHS: thermal-aware unified physical-level and high-level synthesis
Thermal effects are becoming increasingly important during integrated circuit design. Thermal characteristics influence reliability, power consumption, cooling costs, and performan...
Zhenyu (Peter) Gu, Yonghong Yang, Jia Wang, Robert...
CRV
2011
IEEE
340views Robotics» more  CRV 2011»
12 years 8 months ago
Combining Multi-robot Exploration and Rendezvous
—We consider the problem of exploring an unknown environment with a pair of mobile robots. The goal is to make the robots meet (or rendezvous) in minimum time such that there is ...
Malika Meghjani, Gregory Dudek
EDBT
2000
ACM
14 years 1 days ago
Performance and Availability Assessment for the Configuration of Distributed Workflow Management Systems
Workflow management systems (WFMSs) that are geared for the orchestration of enterprise-wide or even "virtual-enterprise"-style business processes across multiple organi...
Michael Gillmann, Jeanine Weißenfels, Gerhar...