Sciweavers

248 search results - page 17 / 50
» Threaded Multiple Path Execution
Sort
View
AIPS
1998
13 years 10 months ago
Planning, Execution and Learning in a Robotic Agent
This paper presents the complete integrated planning, executing and learning robotic agent Rogue. We describe Rogue's task planner that interleaves high-level task planning w...
Karen Zita Haigh, Manuela M. Veloso
HPCC
2007
Springer
14 years 2 months ago
Speculative Parallelization - Eliminating the Overhead of Failure
Existing runtime parallelization techniques impose severe performance penalties when a speculative parallelization is attempted and fails. Some techniques require a sequential rest...
Mikel Luján, Phyllis Gustafson, Michael Pal...
PPOPP
2005
ACM
14 years 2 months ago
Revocable locks for non-blocking programming
In this paper we present a new form of revocable lock that streamlines the construction of higher level concurrency abstractions such as atomic multi-word heap updates. The key id...
Tim Harris, Keir Fraser
HPCA
2005
IEEE
14 years 2 months ago
Chip Multithreading: Opportunities and Challenges
Chip Multi-Threaded (CMT) processors provide support for many simultaneous hardware threads of execution in various ways, including Simultaneous Multithreading (SMT) and Chip Mult...
Lawrence Spracklen, Santosh G. Abraham
ARCS
2012
Springer
12 years 4 months ago
Improving Cache Locality for Ray Casting with CUDA
Abstract: In this paper, we present an acceleration method for texture-based ray casting on the compute unified device architecture (CUDA) compatible graphics processing unit (GPU...
Yuki Sugimoto, Fumihiko Ino, Kenichi Hagihara