Sciweavers

132 search results - page 20 / 27
» Three-Dimensional Cache Design Exploration Using 3DCacti
Sort
View
ISCA
2002
IEEE
82views Hardware» more  ISCA 2002»
14 years 14 days ago
Increasing Processor Performance by Implementing Deeper Pipelines
One architectural method for increasing processor performance involves increasing the frequency by implementing deeper pipelines. This paper will explore the relationship between ...
Eric Sprangle, Doug Carmean
ICCAD
2009
IEEE
128views Hardware» more  ICCAD 2009»
13 years 5 months ago
PCRAMsim: System-level performance, energy, and area modeling for Phase-Change RAM
Phase-change random access memory (PCRAM) is an emerging memory technology with attractive features, such as fast read access, high density, and non-volatility. Because of these a...
Xiangyu Dong, Norman P. Jouppi, Yuan Xie
SCP
2011
305views Communications» more  SCP 2011»
13 years 2 months ago
DESOLA: An active linear algebra library using delayed evaluation and runtime code generation
Active libraries can be defined as libraries which play an active part in the compilation, in particular, the optimisation of their client code. This paper explores the implement...
Francis P. Russell, Michael R. Mellor, Paul H. J. ...
ISCA
1997
IEEE
137views Hardware» more  ISCA 1997»
13 years 11 months ago
A Language for Describing Predictors and Its Application to Automatic Synthesis
As processor architectures have increased their reliance on speculative execution to improve performance, the importance of accurate prediction of what to execute speculatively ha...
Joel S. Emer, Nicholas C. Gloy
WMCSA
2009
IEEE
14 years 2 months ago
Planning ahead: techniques for simplifying mobile service use
Interacting with mobile applications and services remains difficult for users because of the impact of mobility on both device capabilities and the cognitive resources of users. I...
Michael Harding, Oliver Storz, Nigel Davies, Adria...