Sciweavers

6111 search results - page 175 / 1223
» Time, Hardware, and Uniformity
Sort
View
ISCAS
2008
IEEE
86views Hardware» more  ISCAS 2008»
14 years 5 months ago
Minimum redundancy MIMO radars
—The multiple-input multiple-output (MIMO) radar concept has drawn considerable attention recently. In the traditional single-input multiple-output (SIMO) radar system, the trans...
Chun-Yang Chen, Palghat P. Vaidyanathan
ISCA
2007
IEEE
143views Hardware» more  ISCA 2007»
14 years 4 months ago
Interconnect design considerations for large NUCA caches
The ever increasing sizes of on-chip caches and the growing domination of wire delay necessitate significant changes to cache hierarchy design methodologies. Many recent proposal...
Naveen Muralimanohar, Rajeev Balasubramonian
ISQED
2007
IEEE
104views Hardware» more  ISQED 2007»
14 years 4 months ago
System Level Estimation of Interconnect Length in the Presence of IP Blocks
With the increasing size and sophistication of circuits and specifically in the presence of IP blocks, new wirelength estimation methods are needed in the design flow of large-sca...
Taraneh Taghavi, Ani Nahapetian, Majid Sarrafzadeh
MDAFA
2004
Springer
124views Hardware» more  MDAFA 2004»
14 years 3 months ago
MISTRAL: A Language for Model Transformations in the MOF Meta-modeling Architecture
In the Meta Object Facility (MOF) meta-modeling architecture a number of model transformation scenarios can be identified. It could be expected that a meta-modeling architecture wi...
Ivan Kurtev, Klaas van den Berg
ATVA
2010
Springer
93views Hardware» more  ATVA 2010»
13 years 8 months ago
A Specification Logic for Exceptions and Beyond
Exception handling is an important language feature for building more robust software programs. It is primarily concerned with capturing abnormal events, with the help of catch han...
Cristian Gherghina, Cristina David