Sciweavers

652 search results - page 40 / 131
» Time Management in The High Level Architecture
Sort
View
PC
2007
161views Management» more  PC 2007»
13 years 8 months ago
High performance combinatorial algorithm design on the Cell Broadband Engine processor
The Sony–Toshiba–IBM Cell Broadband Engine (Cell/B.E.) is a heterogeneous multicore architecture that consists of a traditional microprocessor (PPE) with eight SIMD co-process...
David A. Bader, Virat Agarwal, Kamesh Madduri, Seu...
EEE
2005
IEEE
14 years 2 months ago
SLA Representation, Management and Enforcement
As the IT industry is becoming more and more interested in service oriented business models and upcoming technologies like Web Services or Grid Computing, the need for automated c...
Adrian Paschke, Martin Bichler
ISCA
2009
IEEE
189views Hardware» more  ISCA 2009»
14 years 3 months ago
Hybrid cache architecture with disparate memory technologies
Caching techniques have been an efficient mechanism for mitigating the effects of the processor-memory speed gap. Traditional multi-level SRAM-based cache hierarchies, especially...
Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Ra...
DEBU
2006
166views more  DEBU 2006»
13 years 8 months ago
Oracle's Self-Tuning Architecture and Solutions
Performance tuning in modern database systems requires a lot of expertise, is very time consuming and often misdirected. Tuning attempts often lack a methodology that has a holist...
Benoît Dageville, Karl Dias
WOA
2003
13 years 10 months ago
A Design Tool to Develop Agent-Based Workflow Management Systems
— This paper describes a methodology to design a workflow management system where a set of intelligent software agents composes an interactive scenario. The Workflow Management C...
Marco Repetto, Massimo Paolucci 0002, Antonio Bocc...