Sciweavers

608 search results - page 22 / 122
» Time Space Sharing Scheduling and Architectural Support
Sort
View
HPCA
2007
IEEE
14 years 1 months ago
An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors
The significant speed-gap between processor and memory and the limited chip memory bandwidth make last-level cache performance crucial for future chip multiprocessors. To use the...
Haakon Dybdahl, Per Stenström
SIGMETRICS
2008
ACM
159views Hardware» more  SIGMETRICS 2008»
13 years 7 months ago
Weighted fair sharing for dynamic virtual clusters
In a shared server infrastructure, a scheduler controls how quantities of resources are shared over time in a fair manner across multiple, competing consumers. It should support w...
Laura E. Grit, Jeffrey S. Chase
HCI
2007
13 years 9 months ago
Media Service Mediation Supporting Resident's Collaboration in ubiTV
Abstract. A smart home is an intelligent and shared space, where various services coexist and multiple residents with different preferences and habits share these services most of ...
Choonsung Shin, Hyoseok Yoon, Woontack Woo
ICPADS
2006
IEEE
14 years 1 months ago
Loop Scheduling with Complete Memory Latency Hiding on Multi-core Architecture
The widening gap between processor and memory performance is the main bottleneck for modern computer systems to achieve high processor utilization. In this paper, we propose a new...
Chun Xue, Zili Shao, Meilin Liu, Mei Kang Qiu, Edw...
ECRTS
2003
IEEE
14 years 27 days ago
Using Supertasks to Improve Processor Utilization in Multiprocessor Real-Time Systems
We revisit the problem of supertasking in Pfair-scheduled multiprocessor systems. In this approach, a set of tasks, called component tasks, is assigned to a server task, called a ...
Philip Holman, James H. Anderson