Sciweavers

1059 search results - page 158 / 212
» Time-triggered implementations of dynamic controllers
Sort
View
ICDCS
2006
IEEE
14 years 4 months ago
DNScup: Strong Cache Consistency Protocol for DNS
Effective caching in Domain Name System (DNS) is critical to its performance and scalability. Existing DNS only supports weak cache consistency by using the Time-To-Live (TTL) mec...
Xin Chen, Haining Wang, Shansi Ren
SIGMETRICS
1996
ACM
174views Hardware» more  SIGMETRICS 1996»
14 years 2 months ago
Embra: Fast and Flexible Machine Simulation
This paper describes Embra, a simulator for the processors, caches, and memory systems of uniprocessors and cache-coherent multiprocessors. When running as part of the SimOS simul...
Emmett Witchel, Mendel Rosenblum
MOBISYS
2009
ACM
14 years 10 months ago
Leakage-aware energy synchronization for wireless sensor networks
To ensure sustainable operations of wireless sensor systems, environmental energy harvesting has been regarded as the right solution for long-term applications. In energy-dynamic ...
Ting Zhu, Ziguo Zhong, Yu Gu, Tian He, Zhi-Li Zhan...
CODES
2005
IEEE
14 years 3 months ago
Power-smart system-on-chip architecture for embedded cryptosystems
In embedded cryptosystems, sensitive information can leak via timing, power, and electromagnetic channels. We introduce a novel power-smart system-on-chip architecture that provid...
Radu Muresan, Haleh Vahedi, Y. Zhanrong, Stefano G...
IPPS
2003
IEEE
14 years 3 months ago
Extending OpenMP to Support Slipstream Execution Mode
OpenMP has emerged as a widely accepted standard for writing shared memory programs. Hardware-specific extensions such as data placement are usually needed to improve the scalabi...
Khaled Z. Ibrahim, Gregory T. Byrd