Sciweavers

411 search results - page 71 / 83
» Timed Alternating-Time Temporal Logic
Sort
View
ICMCS
2006
IEEE
142views Multimedia» more  ICMCS 2006»
14 years 3 months ago
Complexity Analysis of H.264 Decoder for FPGA Design
— A major challenge in the design of any real time system is the proper selection of implementation and platform alternatives. In this paper, a suitable FPGA-based design of the ...
Tuomas Lindroth, Nastooh Avessta, Jukka Teuhola, T...
FSKD
2005
Springer
212views Fuzzy Logic» more  FSKD 2005»
14 years 3 months ago
Application of Fuzzy Similarity to Prediction of Epileptic Seizures Using EEG Signals
The prediction of epileptic seizures is a very attractive issue for all patients suffering from epilepsy in EEG (electroencephalograph) signals. It can assist to develop an interve...
Xiaoli Li, Xin Yao
HASE
1999
IEEE
14 years 2 months ago
Model Checking UML Statechart Diagrams Using JACK
Statechart Diagrams provide a graphical notation for describing dynamic aspects of system behaviour within the Unified Modeling Language (UML). In this paper we present a branchin...
Stefania Gnesi, Diego Latella, Mieke Massink
ASPDAC
2007
ACM
158views Hardware» more  ASPDAC 2007»
14 years 1 months ago
Symbolic Model Checking of Analog/Mixed-Signal Circuits
This paper presents a Boolean based symbolic model checking algorithm for the verification of analog/mixedsignal (AMS) circuits. The systems are modeled in VHDL-AMS, a hardware des...
David Walter, Scott Little, Nicholas Seegmiller, C...
CONCUR
2000
Springer
14 years 1 months ago
Model Checking with Finite Complete Prefixes Is PSPACE-Complete
Unfoldings are a technique for verification of concurrent and distributed systems introduced by McMillan. The method constructs a finite complete prefix, which can be seen as a sym...
Keijo Heljanko