Sciweavers

769 search results - page 20 / 154
» Timed Circuit Synthesis Using Implicit Methods
Sort
View
ICRA
2005
IEEE
130views Robotics» more  ICRA 2005»
14 years 1 months ago
Effective Constrained Dynamic Simulation Using Implicit Constraint Enforcement
- Stable and effective enforcement of hard constraints is one of the crucial components in controlling physics-based dynamic simulation systems. The conventional explicit Baumgarte...
Min Hong, Min-Hyung Choi, Sunhwa Jung, Samuel W. J...
MEMOCODE
2005
IEEE
14 years 1 months ago
Automatic synthesis of cache-coherence protocol processors using Bluespec
There are few published examples of the proof of correctness of a cache-coherence protocol expressed in an HDL. A designer generally shows the correctness of a protocol ny impleme...
Nirav Dave, Man Cheuk Ng, Arvind
ASPDAC
2008
ACM
92views Hardware» more  ASPDAC 2008»
13 years 9 months ago
Decomposition based approach for synthesis of multi-level threshold logic circuits
Scaling is currently the most popular technique used to improve performance metrics of CMOS circuits. This cannot go on forever because the properties that are responsible for the ...
Tejaswi Gowda, Sarma B. K. Vrudhula
ISVC
2009
Springer
14 years 2 months ago
Level Set Gait Analysis for Synthesis and Reconstruction
We describe a new technique to extract the boundary of a walking subject, with ability to predict movement in missing frames. This paper uses a level sets representation of the tra...
Muayed S. Al-Huseiny, Sasan Mahmoodi, Mark S. Nixo...
20
Voted
VTS
1997
IEEE
86views Hardware» more  VTS 1997»
13 years 12 months ago
Methods to reduce test application time for accumulator-based self-test
Accumulators based on addition or subtraction can be used as test pattern generators. Some circuits, however, require long test lengths if the parameters of the accumulator are no...
Albrecht P. Stroele, Frank Mayer