Sciweavers

279 search results - page 3 / 56
» Timed Temporal Logics for Abstracting Transient States
Sort
View
LFCS
2007
Springer
14 years 1 months ago
Reasoning About Sequences of Memory States
Abstract. In order to verify programs with pointer variables, we introduce a temporal logic LTLmem whose underlying assertion language is the quantifier-free fragment of separatio...
Rémi Brochenin, Stéphane Demri, &Eac...
ICCD
1993
IEEE
124views Hardware» more  ICCD 1993»
13 years 11 months ago
Synthesis of Controllers from Interval Temporal Logic Specification
for a state machine which is an abstraction for an existing sequential circuit, which can be useful for redesign or engineering change. The generated state machines can be further ...
Masahiro Fujita, Shinji Kono
FM
2006
Springer
169views Formal Methods» more  FM 2006»
13 years 11 months ago
PSL Model Checking and Run-Time Verification Via Testers
Abstract. The paper introduces the construct of temporal testers as a compositional basis for the construction of automata corresponding to temporal formulas in the PSL logic. Temp...
Amir Pnueli, Aleksandr Zaks
ASIAN
2003
Springer
102views Algorithms» more  ASIAN 2003»
14 years 20 days ago
Generating Optimal Linear Temporal Logic Monitors by Coinduction
Abstract. A coinduction-based technique to generate an optimal monitor from a Linear Temporal Logic (LTL) formula is presented in this paper. Such a monitor receives a sequence of ...
Koushik Sen, Grigore Rosu, Gul Agha