Sciweavers

577 search results - page 90 / 116
» Timing Analysis of Embedded Software for Speculative Process...
Sort
View
ASPDAC
2007
ACM
117views Hardware» more  ASPDAC 2007»
14 years 20 days ago
Development of Low Power ISDB-T One-Segment Decoder by Mobile Multi-Media Engine SoC (S1G)
- TOSHIBA has developed mobile multi-media engine SoC, we call as S1G, which can realize low power ISDB-T one-segment decode in 42mW for eight months short period of time. Since MP...
K. Mori, M. Suzuki, Y. Ohara, S. Matsuo, A. Asano
CHES
2008
Springer
132views Cryptology» more  CHES 2008»
13 years 10 months ago
Light-Weight Instruction Set Extensions for Bit-Sliced Cryptography
Bit-slicing is a non-conventional implementation technique for cryptographic software where an n-bit processor is considered as a collection of n 1-bit execution units operating in...
Philipp Grabher, Johann Großschädl, Dan...
IPPS
2002
IEEE
14 years 1 months ago
Overview of Hydra: A Concurrent Language for Synchronous Digital Circuit Design
Hydra is a computer hardware description language that integrates several kinds of software tool (simulation, netlist generation and timing analysis) within a single circuit speci...
John O'Donnell
ANCS
2007
ACM
14 years 20 days ago
Ruler: high-speed packet matching and rewriting on NPUs
Programming specialized network processors (NPU) is inherently difficult. Unlike mainstream processors where architectural features such as out-of-order execution and caches hide ...
Tomas Hruby, Kees van Reeuwijk, Herbert Bos
ICCCN
2007
IEEE
14 years 3 months ago
Signaling Transport Options in GMPLS Networks: In-band or Out-of-band
—Signaling protocols for GMPLS networks have been standardized and implemented in switch controllers. Most switch vendors allow for signaling messages to be carried over inband s...
Malathi Veeraraghavan, Tao Li