Sciweavers

718 search results - page 135 / 144
» Timing Yield Calculation Using an Impulse-Train Approach
Sort
View
DSD
2009
IEEE
118views Hardware» more  DSD 2009»
13 years 12 months ago
On the Risk of Fault Coupling over the Chip Substrate
—Duplication and comparison has proven to be an efficient method for error detection. Based on this generic principle dual core processor architectures with output comparison ar...
Peter Tummeltshammer, Andreas Steininger
USENIX
2008
13 years 11 months ago
Idle Read After Write - IRAW
Despite a low occurrence rate, silent data corruption represents a growing concern for storage systems designers. Throughout the storage hierarchy, from the file system down to th...
Alma Riska, Erik Riedel
BCS
2008
13 years 10 months ago
A Customisable Multiprocessor for Application-Optimised Inductive Logic Programming
This paper describes a customisable processor designed to accelerate execution of inductive logic programming, targeting advanced field-programmable gate array (FPGA) technology. ...
Andreas Fidjeland, Wayne Luk, Stephen Muggleton
SIAMSC
2008
230views more  SIAMSC 2008»
13 years 8 months ago
Augmented Mixed Finite Element Methods for the Stationary Stokes Equations
In this paper we introduce and analyze two augmented mixed finite element methods for a velocity-pressure-stress formulation of the stationary Stokes equations. Our approach, which...
Leonardo E. Figueroa, Gabriel N. Gatica, Antonio M...
COGSCI
2004
148views more  COGSCI 2004»
13 years 8 months ago
Disfluencies, language comprehension, and Tree Adjoining Grammars
Disfluencies include editing terms such as uh and um as well as repeats and revisions. Little is known about how disfluencies are processed, and there has been next to no research...
Fernanda Ferreira, Ellen F. Lau, Karl G. D. Bailey