Sciweavers

4164 search results - page 29 / 833
» Timing model reduction for hierarchical timing analysis
Sort
View
WSC
2000
13 years 10 months ago
Simulation as educational support for production and logistics in industrial engineering
The proposed implementation is a monitor system able to train operators for on-line real time manufacturing control in order to analyze the performance of a production process. Th...
Agostino G. Bruzzone, Pietro Giribone, Roberto Rev...
ICCD
2004
IEEE
103views Hardware» more  ICCD 2004»
14 years 6 months ago
A Fast Delay Analysis Algorithm for The Hybrid Structured Clock Network
This paper presents a novel approach to reducing the complexity of the transient linear circuit analysis for a hybrid structured clock network. Topology reduction is first used to...
Yi Zou, Yici Cai, Qiang Zhou, Xianlong Hong, Sheld...
ANSS
2000
IEEE
14 years 1 months ago
Multi-Resolution Modeling of Power Converter Using Waveform Reconstruction
Computer simulation of switching power converters is complicated by the discontinuous (switching) nature of the converter waveforms. When switching details of the waveforms are of...
Yuwei Luo, Roger Dougal, Enrico Santi
DATE
2010
IEEE
149views Hardware» more  DATE 2010»
14 years 2 months ago
Integrated end-to-end timing analysis of networked AUTOSAR-compliant systems
—As Electronic Control Units (ECUs) and embedded software functions within an automobile keep increasing in number, the scale and complexity of automotive embedded systems is gro...
Karthik Lakshmanan, Gaurav Bhatia, Ragunathan Rajk...
LICS
2005
IEEE
14 years 2 months ago
Model-Checking Hierarchical Structures
Hierarchical graph definitions allow a modular description of graphs using modules for the specification of repeated substructures. Beside this modularity, hierarchical graph de...
Markus Lohrey