Sciweavers

484 search results - page 85 / 97
» To Parallelize or Not to Parallelize, Speed Up Issue
Sort
View
DEBU
2010
128views more  DEBU 2010»
13 years 5 months ago
Designing Database Operators for Flash-enabled Memory Hierarchies
Flash memory affects not only storage options but also query processing. In this paper, we analyze the use of flash memory for database query processing, including algorithms that...
Goetz Graefe, Stavros Harizopoulos, Harumi A. Kuno...
GLVLSI
1998
IEEE
124views VLSI» more  GLVLSI 1998»
14 years 21 days ago
Non-Refreshing Analog Neural Storage Tailored for On-Chip Learning
In this research, we devised a new simple technique for statically holding analog weights, which does not require periodic refreshing. It further contains a mechanism to locally u...
Bassem A. Alhalabi, Qutaibah M. Malluhi, Rafic A. ...
SIGCSE
2009
ACM
221views Education» more  SIGCSE 2009»
14 years 9 months ago
Virtualized games for teaching about distributed systems
Complex distributed systems are increasingly important in modern computer science, yet many undergraduate curricula do not give students the opportunity to develop the skill sets ...
Joel Wein, Kirill Kourtchikov, Yan Cheng, Ron Guti...
ICCD
2004
IEEE
125views Hardware» more  ICCD 2004»
14 years 5 months ago
IPC Driven Dynamic Associative Cache Architecture for Low Energy
Existing schemes for cache energy optimization incorporate a limited degree of dynamic associativity: either direct mapped or full available associativity (say 4-way). In this pap...
Sriram Nadathur, Akhilesh Tyagi
ISCA
2008
IEEE
137views Hardware» more  ISCA 2008»
14 years 2 months ago
Self-Optimizing Memory Controllers: A Reinforcement Learning Approach
Efficiently utilizing off-chip DRAM bandwidth is a critical issue in designing cost-effective, high-performance chip multiprocessors (CMPs). Conventional memory controllers deli...
Engin Ipek, Onur Mutlu, José F. Martí...