Sciweavers

134 search results - page 8 / 27
» Tolerance Models in Hardware Description Languages
Sort
View
OOPSLA
2009
Springer
14 years 3 months ago
A concurrent dynamic analysis framework for multicore hardware
Software has spent the bounty of Moore’s law by solving harder problems and exploiting abstractions, such as highlevel languages, virtual machine technology, binary rewritdynami...
Jungwoo Ha, Matthew Arnold, Stephen M. Blackburn, ...
DATE
2004
IEEE
130views Hardware» more  DATE 2004»
14 years 11 days ago
Modeling and Simulating Memory Hierarchies in a Platform-Based Design Methodology
This paper presents an environment based on SystemC for architecture specification of programmable systems. Making use of the new architecture description language ArchC, able to ...
Pablo Viana, Edna Barros, Sandro Rigo, Rodolfo Aze...
ICECCS
2008
IEEE
203views Hardware» more  ICECCS 2008»
14 years 3 months ago
Using AADL to Model a Protocol Stack
In recent trends, the Architecture Analysis and Design Language (AADL) has received increasing attention from safety-critical software development industries. Specific about the A...
Didier Delanote, Stefan Van Baelen, Wouter Joosen,...
EUROMICRO
2006
IEEE
14 years 2 months ago
Moving Architectural Description from Under the Technology Lamppost
Software architecture description languages (ADLs) were a particularly active research area in the 1990s. In 2000, we published an extensive study of existing ADLs, which has serv...
Nenad Medvidovic
KBSE
2010
IEEE
13 years 7 months ago
A program differencing algorithm for verilog HDL
During code review tasks, comparing two versions of a hardware design description using existing program differencing tools such as diff is inherently limited because existing p...
Adam Duley, Chris Spandikow, Miryung Kim