Sciweavers

204 search results - page 18 / 41
» Trace Processors
Sort
View
IPCCC
1999
IEEE
14 years 27 days ago
Accurately modeling speculative instruction fetching in trace-driven simulation
Performance evaluation of modern, highly speculative, out-of-order microprocessors and the corresponding production of detailed, valid, accurate results have become serious challe...
R. Bhargava, L. K. John, F. Matus
LCN
2005
IEEE
14 years 2 months ago
AntiWorm NPU-based Parallel Bloom Filters for TCP/IP Content Processing in Giga-Ethernet LAN
—TCP/IP protocol suite carries most application data in Internet. TCP flow retrieval has more security meanings than the IP packet payload. Hence, monitoring the TCP flow has mor...
Zhen Chen, Chuang Lin, Jia Ni, Dong-Hua Ruan, Bo Z...
CCR
2004
79views more  CCR 2004»
13 years 8 months ago
A case for run-time adaptation in packet processing systems
Most packet processing applications receive and process multiple types of packets. Today, the processors available within packet processing systems are allocated to packet types a...
Ravi Kokku, Taylor L. Riché, Aaron R. Kunze...
AHS
2006
IEEE
124views Hardware» more  AHS 2006»
14 years 2 months ago
A Generic On-Chip Debugger for Wireless Sensor Networks
— This invited paper overviews the low level debug support hardware required for an on-chip predeployment debugging system for sensor networks. The solution provides significant...
Andrew B. T. Hopkins, Klaus D. McDonald-Maier
HPCA
2005
IEEE
14 years 9 months ago
Distributing the Frontend for Temperature Reduction
Due to increasing power densities, both on-chip average and peak temperatures are fast becoming a serious bottleneck in processor design. This is due to the cost of removing the h...
Antonio González, Grigorios Magklis, Jos&ea...