Sciweavers

204 search results - page 28 / 41
» Trace Processors
Sort
View
MICRO
2008
IEEE
138views Hardware» more  MICRO 2008»
14 years 3 months ago
Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs
As the number of transistors integrated on a chip continues to increase, a growing challenge is accurately modeling performance in the early stages of processor design. Analytical...
Xi E. Chen, Tor M. Aamodt
ISSTA
2009
ACM
14 years 3 months ago
Memory slicing
Traditional dynamic program slicing techniques are code-centric, meaning dependences are introduced between executed statement instances, which gives rise to various problems such...
Bin Xin, Xiangyu Zhang
SAC
2009
ACM
14 years 3 months ago
Runtime monitoring of web service choreographies using streaming XML
A wide range of web service choreography constraints on the content and sequentiality of messages can be translated into Linear Temporal Logic (LTL). Although they can be statical...
Sylvain Hallé, Roger Villemaire
CORR
2002
Springer
117views Education» more  CORR 2002»
13 years 8 months ago
Detecting Race Conditions in Parallel Programs that Use Semaphores
Abstract. We address the problem of detecting race conditions in programs that use semaphores for synchronization. Netzer and Miller showed that it is NP-complete to detect race co...
Philip N. Klein, Hsueh-I Lu, Robert H. B. Netzer
ISLPED
2006
ACM
106views Hardware» more  ISLPED 2006»
14 years 2 months ago
Maximizing the lifetime of embedded systems powered by fuel cell-battery hybrids
—Fuel cell (FC) is a viable alternative power source for portable applications; it has higher energy density than traditional Li-ion battery and thus can achieve longer lifetime ...
Jianli Zhuo, Chaitali Chakrabarti, Naehyuck Chang,...