Sciweavers

204 search results - page 32 / 41
» Trace Processors
Sort
View
ISCA
2002
IEEE
127views Hardware» more  ISCA 2002»
14 years 1 months ago
The Optimum Pipeline Depth for a Microprocessor
The impact of pipeline length on the performance of a microprocessor is explored both theoretically and by simulation. An analytical theory is presented that shows two opposing ar...
Allan Hartstein, Thomas R. Puzak
ISCA
2002
IEEE
95views Hardware» more  ISCA 2002»
14 years 1 months ago
An Instruction Set and Microarchitecture for Instruction Level Distributed Processing
An instruction set architecture (ISA) suitable for future microprocessor design constraints is proposed. The ISA has hierarchical register files with a small number of accumulator...
Ho-Seop Kim, James E. Smith
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
14 years 1 months ago
Security-Driven Exploration of Cryptography in DSP Cores
With the popularity of wireless communication devices a new important dimension of embedded systems design has arisen, that of security. This paper presents for the first time des...
Catherine H. Gebotys
INFOCOM
1999
IEEE
14 years 26 days ago
High Performance IP Routing Table Lookup using CPU Caching
Wire-speed IP (Internet Protocol) routers require very fast routing table lookup for incoming IP packets. The routing table lookup operation is time consuming because the part of ...
Tzi-cker Chiueh, Prashant Pradhan
INFOCOM
1999
IEEE
14 years 26 days ago
Inter-Class Resource Sharing using Statistical Service Envelopes
Networks that support multiple services through "link-sharing" must address the fundamental conflicting requirement between isolation among service classes to satisfy ea...
Jingyu Qiu, Edward W. Knightly