Sciweavers

639 search results - page 117 / 128
» Tradeoffs in designing accelerator architectures for visual ...
Sort
View
LCTRTS
2007
Springer
14 years 2 months ago
Addressing instruction fetch bottlenecks by using an instruction register file
The Instruction Register File (IRF) is an architectural extension for providing improved access to frequently occurring instructions. An optimizing compiler can exploit an IRF by ...
Stephen Roderick Hines, Gary S. Tyson, David B. Wh...
SIGGRAPH
1996
ACM
14 years 22 days ago
Technologies for Augmented Reality Systems: Realizing Ultrasound-Guided Needle Biopsies
We present a real-time stereoscopic video-see-through augmented reality (AR) system applied to the medical procedure known as ultrasound-guided needle biopsy of the breast. The AR...
Andrei State, Mark A. Livingston, William F. Garre...
MOBICOM
2006
ACM
14 years 2 months ago
IQU: practical queue-based user association management for WLANs
Flash crowds and high concentrations of users in wireless LANs (WLANs) cause significant interference problems and unsustainable load at access points. This leads to poor connect...
Amit P. Jardosh, Kimaya Mittal, Krishna N. Ramacha...
MOBICOM
2006
ACM
14 years 2 months ago
Cooperative collision warning using dedicated short range wireless communications
The emergence of the 802.11a-based Dedicated Short Range Communications (DSRC) standard and advances in mobile ad hoc networking create ample opportunity for supporting delay-crit...
Tamer A. ElBatt, Siddhartha K. Goel, Gavin Holland...
SIGGRAPH
1994
ACM
14 years 20 days ago
IRIS performer: a high performance multiprocessing toolkit for real-time 3D graphics
This paper describes the design and implementation of IRIS Performer, a toolkit for visual simulation, virtual reality, and other real-time 3D graphics applications. The principal...
John Rohlf, James Helman