Sciweavers

639 search results - page 11 / 128
» Tradeoffs in designing accelerator architectures for visual ...
Sort
View
DAC
2009
ACM
14 years 10 months ago
Evaluating design trade-offs in customizable processors
The short time-to-market window for embedded systems demands automation of design methodologies for customizable processors. Recent research advances in this direction have mostly...
Unmesh D. Bordoloi, Huynh Phung Huynh, Samarjit Ch...
IPPS
2010
IEEE
13 years 6 months ago
Speculative execution on multi-GPU systems
Abstract--The lag of parallel programming models and languages behind the advance of heterogeneous many-core processors has left a gap between the computational capability of moder...
Gregory F. Diamos, Sudhakar Yalamanchili
IPPS
2003
IEEE
14 years 2 months ago
A Novel Design Technology for Next Generation Ubiquitous Computing Architecture
Modern applications for mobile computing require high performance architectures. On the other hand, there are restrictions such as storage or power consumption. The use of reconï¬...
Carsten Nitsch, Camillo Lara, Udo Kebschull
CODES
2005
IEEE
14 years 2 months ago
DVS for buffer-constrained architectures with predictable QoS-energy tradeoffs
We present a new scheme for dynamic voltage and frequency scaling (DVS) for processing multimedia streams on architectures with restricted buffer sizes. The main advantage of our ...
Alexander Maxiaguine, Samarjit Chakraborty, Lothar...
ACSC
2007
IEEE
14 years 3 months ago
Architecture of a Web Accelerator For Wireless Networks
With the continuous growth of mobile users and web-based wireless applications, the performance of accessing web services via wireless is becoming one of the key issues. Regular T...
Jian Song, Yanchun Zhang