Sciweavers

    639 search results - page 68 / 128
    » Tradeoffs in designing accelerator architectures for visual ...
    Sort
    View
    DAC
    2005
    ACM
    130views Computer Architecture» more  DAC 2005»
    Design methodology for IC manufacturability based on regular logic-bricks
    13 years 10 months ago
    Design methodology for IC manufacturability based on regular logic-bricks
    Download  www.cs.york.ac.uk
    Implementing logic blocks in an integrated circuit in terms of repeating or regular geometry patterns [6,7] can provide significant advantages in terms of manufacturability and de...
    V. Kheterpal, V. Rovner, T. G. Hersan, D. Motiani,...
    claim paper
    Read More »
    DUX
    2007
    151views Human Computer Interaction» more  DUX 2007»
    180 x 120: designing alternate location systems
    14 years 20 days ago
    180 x 120: designing alternate location systems
    Download  www.paulos.net
    Using 180 RFID tags to track and plot locations over time, guests to an event at the San Francisco Museum of Modern Art (SFMOMA) collectively constructed a public visualization of...
    Eric Paulos, Anthony Burke, Tom Jenkins, Karen Mar...
    claim paper
    Read More »
    CCGRID
    2009
    IEEE
    150views Distributed And Parallel Com...» more  CCGRID 2009»
    The Eucalyptus Open-Source Cloud-Computing System
    14 years 3 months ago
    The Eucalyptus Open-Source Cloud-Computing System
    Download  vgrads.rice.edu
    Cloud computing systems fundamentally provide access to large pools of data and computational resources through a variety of interfaces similar in spirit to existing grid and HPC ...
    Daniel Nurmi, Richard Wolski, Chris Grzegorczyk, G...
    claim paper
    Read More »
    HPCA
    2009
    IEEE
    328views Distributed And Parallel Com...» more  HPCA 2009»
    Prediction router: Yet another low latency on-chip router architecture
    14 years 9 months ago
    Prediction router: Yet another low latency on-chip router architecture
    Download  www.am.ics.keio.ac.jp
    Network-on-Chips (NoCs) are quite latency sensitive, since their communication latency strongly affects the application performance on recent many-core architectures. To reduce th...
    Hiroki Matsutani, Michihiro Koibuchi, Hideharu Ama...
    claim paper
    Read More »
    HPCA
    2009
    IEEE
    174views Distributed And Parallel Com...» more  HPCA 2009»
    Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics
    14 years 9 months ago
    Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics
    Download  www.ece.lsu.edu
    The shrinking processor feature size, lower threshold voltage and increasing clock frequency make modern processors highly vulnerable to transient faults. Architectural Vulnerabil...
    Lide Duan, Bin Li, Lu Peng
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.