Sciweavers

264 search results - page 27 / 53
» Transaction level modeling: an overview
Sort
View
PODS
2003
ACM
156views Database» more  PODS 2003»
14 years 7 months ago
Limiting privacy breaches in privacy preserving data mining
There has been increasing interest in the problem of building accurate data mining models over aggregate data, while protecting privacy at the level of individual records. One app...
Alexandre V. Evfimievski, Johannes Gehrke, Ramakri...
DSD
2009
IEEE
152views Hardware» more  DSD 2009»
13 years 11 months ago
ARROW - A Generic Hardware Fault Injection Tool for NoCs
Todays NoCs are reaching a level where it is getting very hard to ensure 100% of functionality. Consequently, fault tolerance has become an important aspect in todays design techn...
Michael Birner, Thomas Handl
IPPS
2007
IEEE
14 years 1 months ago
Simulating Red Storm: Challenges and Successes in Building a System Simulation
Supercomputers are increasingly complex systems merging conventional microprocessors with system on a chip level designs that provide the network interface and router. At Sandia N...
Keith D. Underwood, Michael Levenhagen, Arun Rodri...
DSD
2009
IEEE
124views Hardware» more  DSD 2009»
14 years 2 months ago
Network-on-Chip Architecture Exploration Framework
— In this paper, we present a novel framework for the automated generation of Network-on-Chips (NoC) architectures, that enables architecture exploration and optimization. The au...
Timo Schönwald, Jochen Zimmermann, Oliver Bri...
APCCAS
2006
IEEE
251views Hardware» more  APCCAS 2006»
14 years 1 months ago
Implementation of a H.264 decoder with Template-based Communication Refinement
We described an H.264 decoder implemented with our design methodology, in which a system function model of transaction level is first captured in SystemC and refined into RTL with ...
Sang-yong Yoon, Sanggyu Park, Soolk Chae