Sciweavers

524 search results - page 44 / 105
» Two efficient methods to reduce power and testing time
Sort
View
DFT
2000
IEEE
105views VLSI» more  DFT 2000»
15 years 9 months ago
Low-Speed Scan Testing of Charge-Sharing Faults for CMOS Domino Circuits
Because domino logic design offers smaller area and higher speed than complementary CMOS design, it has been very popularly used to design highperformance processors. However: dom...
Ching-Hwa Cheng, Jinn-Shyan Wang, Shih-Chieh Chang...
ICIP
2006
IEEE
16 years 6 months ago
Hierarchical Data Structure for Real-Time Background Subtraction
This paper seeks to increase the efficiency of background subtraction algorithms for motion detection. Our method uses a quadtree-base hierarchical framework that samples a small ...
Johnny Park, Amy Tabb, Avinash C. Kak
COMGEO
2006
ACM
15 years 4 months ago
Computing homotopic shortest paths efficiently
Geometric shortest paths are a major topic in computational geometry; see the survey paper by Mitchell [12]. A shortest path between two points in a simple polygon can be found in...
Alon Efrat, Stephen G. Kobourov, Anna Lubiw
ICCS
2005
Springer
15 years 10 months ago
Dynamic Data Driven Coupling of Continuous and Discrete Methods for 3D Tracking
We present a new framework for robust 3D tracking, using a dynamic data driven coupling of continuous and discrete methods to overcome their limitations. Our method uses primarily ...
Dimitris N. Metaxas, Gabriel Tsechpenakis
ARTCOM
2009
IEEE
15 years 11 months ago
An Efficient Bidirectional Frame Prediction Using Particle Swarm Optimization Technique
—This paper presents a Novel Bidirectional motion estimation technique, which is based on the Particle swarm optimization algorithm. Particle swarm optimization (PSO) is a popula...
D. Ranganadham, Pavan Kumar Gorpuni