Sciweavers

4116 search results - page 135 / 824
» Type Analysis for CHIP
Sort
View
ICCAD
1999
IEEE
153views Hardware» more  ICCAD 1999»
14 years 1 months ago
Cycle time and slack optimization for VLSI-chips
We consider the problem of finding an optimal clock schedule, i.e. optimal arrival times for clock signals at latches of a VLSI chip. We describe a general model which includes al...
Christoph Albrecht, Bernhard Korte, Jürgen Sc...
DAMON
2006
Springer
14 years 18 days ago
Processing-in-memory technology for knowledge discovery algorithms
The goal of this work is to gain insight into whether processingin-memory (PIM) technology can be used to accelerate the performance of link discovery algorithms, which represent ...
Jafar Adibi, Tim Barrett, Spundun Bhatt, Hans Chal...
EUROPAR
2006
Springer
14 years 18 days ago
PAM-SoC: A Toolchain for Predicting MPSoC Performance
In the past, research on Multiprocessor Systems-on-Chip (MPSoC) has focused mainly on increasing the available processing power on a chip, while less effort was put into specific s...
Ana Lucia Varbanescu, Henk J. Sips, Arjan J. C. va...
ASPDAC
2008
ACM
126views Hardware» more  ASPDAC 2008»
13 years 11 months ago
A Multi-Processor NoC platform applied on the 802.11i TKIP cryptosystem
Since 2001, there have been a myriad of papers on systematic analysis of Multi-Processor System on Chip (MPSoC) and Network on Chip (NoC). Nevertheless, we only have a few of their...
Jung-Ho Lee, Sung-Rok Yoon, Kwang-Eui Pyun, Sin-Ch...
DAC
2005
ACM
13 years 11 months ago
Timing-driven placement by grid-warping
Grid-warping is a recent placement strategy based on a novel physical analogy: rather than move the gates to optimize their location, it elastically deforms a model of the 2-D chi...
Zhong Xiu, Rob A. Rutenbar