Sciweavers

3388 search results - page 607 / 678
» Type-theoretic design patterns
Sort
View
MICRO
2008
IEEE
139views Hardware» more  MICRO 2008»
14 years 3 months ago
Adaptive data compression for high-performance low-power on-chip networks
With the recent design shift towards increasing the number of processing elements in a chip, high-bandwidth support in on-chip interconnect is essential for low-latency communicat...
Yuho Jin, Ki Hwan Yum, Eun Jung Kim
ICPP
2007
IEEE
14 years 3 months ago
Integrating Memory Compression and Decompression with Coherence Protocols in Distributed Shared Memory Multiprocessors
Ever-increasing memory footprint of applications and increasing mainstream popularity of shared memory parallel computing motivate us to explore memory compression potential in di...
Lakshmana Rao Vittanala, Mainak Chaudhuri
ISCA
2007
IEEE
177views Hardware» more  ISCA 2007»
14 years 3 months ago
Adaptive insertion policies for high performance caching
The commonly used LRU replacement policy is susceptible to thrashing for memory-intensive workloads that have a working set greater than the available cache size. For such applica...
Moinuddin K. Qureshi, Aamer Jaleel, Yale N. Patt, ...
GECCO
2007
Springer
159views Optimization» more  GECCO 2007»
14 years 3 months ago
Evolutionary hypernetwork models for aptamer-based cardiovascular disease diagnosis
We present a biology-inspired probabilistic graphical model, called the hypernetwork model, and its application to medical diagnosis of disease. The hypernetwork models are a way ...
JungWoo Ha, Jae-Hong Eom, Sung-Chun Kim, Byoung-Ta...
IWMM
2007
Springer
110views Hardware» more  IWMM 2007»
14 years 3 months ago
Path: page access tracking to improve memory management
Traditionally, operating systems use a coarse approximation of memory accesses to implement memory management algorithms by monitoring page faults or scanning page table entries. ...
Reza Azimi, Livio Soares, Michael Stumm, Thomas Wa...