Sciweavers

872 search results - page 99 / 175
» UML-based design test generation
Sort
View
CEC
2010
IEEE
15 years 5 months ago
Elitist Artificial Bee Colony for constrained real-parameter optimization
Abstract-- A novel algorithm to solve constrained realparameter optimization problems, based on the Artificial Bee Colony algorithm is introduced in this paper. The operators used ...
Efrén Mezura-Montes, Ramiro Ernesto Velez-K...
TSE
1998
130views more  TSE 1998»
15 years 3 months ago
Automatic Support for Usability Evaluation
—The main goal of this work is to propose a method to evaluate user interfaces using task models and logs generated from a user test of an application. The method can be incorpor...
Andreas Lecerof, Fabio Paternò
ISQED
2006
IEEE
118views Hardware» more  ISQED 2006»
15 years 10 months ago
Language-Based High Level Transaction Extraction on On-chip Buses
Abstract— With the increasing in silicon densities, SoC designs are the stream in modern electronics systems. Accordingly, the verification for SoC designs is crucial. One of th...
Yi-Le Huang, Chun-Yao Wang, Richard Yeh, Shih-Chie...
ATS
2000
IEEE
134views Hardware» more  ATS 2000»
15 years 8 months ago
Fsimac: a fault simulator for asynchronous sequential circuits
At very high frequencies, the major potential of asynchronous circuits is absence of clock skew and, through that, better exploitation of relative timing relations. This paper pre...
Susmita Sur-Kolay, Marly Roncken, Ken S. Stevens, ...
SIGSOFT
2004
ACM
15 years 9 months ago
Resolving uncertainties during trace analysis
Software models provide independent perspectives onto software systems. Ideally, all models should use the same model element to describe the same part of a system. Practically, m...
Alexander Egyed