ISQED 2006 - PDF Preprint Papers

ISQED 2006 International Symposium on Quality Electronic Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISQED-2006 Paper

click to vote

ISQED
2006
IEEE

259views Hardware» more ISQED 2006»

Impact of NBTI on SRAM Read Stability and Design for Reliability

14 years 5 months ago

Download www.ece.umn.edu

— Negative Bias Temperature Instability (NBTI) has the potential to become one of the main show-stoppers of circuit reliability in nanometer scale devices due to its deleterious ...

Sanjay V. Kumar, Chris H. Kim, Sachin S. Sapatneka...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	259	Impact of NBTI on SRAM Read Stability and Design for Reliability	claim
2	176	Robust Dynamic Node Low Voltage Swing Domino Logic with Multiple Threshold Voltages	claim
3	172	Future Memory Technology Trends and Challenges	claim
4	155	FASER: Fast Analysis of Soft Error Susceptibility for Cell-Based Designs	claim
5	153	Improving Transient Error Tolerance of Digital VLSI Circuits Using RObustness COmpiler (ROCO)	claim
6	147	Compact Reduced Order Modeling for Multiple-Port Interconnects	claim
7	142	Constructing Current-Based Gate Models Based on Existing Timing Library	claim
8	136	An Improved AMG-based Method for Fast Power Grid Analysis	claim
9	132	Leakage Biased Sleep Switch Domino Logic	claim
10	126	Accurate Thermal Analysis Considering Nonlinear Thermal Conductivity	claim
11	124	DFM Metrics for Standard Cells	claim
12	123	A Simulation-Based Soft Error Estimation Methodology for Computer Systems	claim
13	118	Design of a Single Event Upset (SEU) Mitigation Technique for Programmable Devices	claim
14	118	Localized On-Chip Power Delivery Network Optimization via Sequence of Linear Programming	claim
15	118	Language-Based High Level Transaction Extraction on On-chip Buses	claim
16	116	Probabilistic Delay Budgeting for Soft Realtime Applications	claim
17	109	Dual-K Versus Dual-T Technique for Gate Leakage Reduction : A Comparative Perspective	claim
18	108	SMM: Scalable Analysis of Power Delivery Networks by Stochastic Moment Matching	claim
19	107	On Optimizing Scan Testing Power and Routing Cost in Scan Chain Design	claim
20	107	Impact of Gate-Length Biasing on Threshold-Voltage Selection	claim
21	106	Parameterizable Architecture-Level SRAM Power Model Using Circuit-Simulation Backend for Leakage Calibration	claim
22	103	Efficient Model Update for General Link-Insertion Networks	claim
23	101	Compiler-Directed Power Density Reduction in NoC-Based Multi-Core Designs	claim
24	100	Simplicity and Executability: Cornerstones of Quality	claim
25	97	Device and Technology Challenges for Nanoscale CMOS	claim
26	94	System-Level SRAM Yield Enhancement	claim
27	90	Transaction Level Error Susceptibility Model for Bus Based SoC Architectures	claim
28	90	Advances in Computation of the Maximum of a Set of Random Variables	claim
29	90	Monte Carlo-Alternative Probabilistic Simulations for Analog Systems	claim
30	89	Study of Floating Fill Impact on Interconnect Capacitance	claim
31	85	Pessimism Reduction In Static Timing Analysis Using Interdependent Setup and Hold Times	claim
32	82	Successful IP Business Models	claim
33	78	Simultaneous Statistical Delay and Slew Optimization for Interconnect Pipelines	claim
34	75	Interconnect and Thermal-aware Floorplanning for 3D Microprocessors	claim
35	69	Statistical Analysis of Capacitance Coupling Effects on Delay and Noise	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers