Sciweavers

1181 search results - page 52 / 237
» UMTS MPSoC design evaluation using a system level design fra...
Sort
View
IROS
2008
IEEE
104views Robotics» more  IROS 2008»
14 years 2 months ago
Optimal design of a 6-dof parallel measurement mechanism integrated in a 3-dof parallel machine-tool
Abstract— This paper presents the design and the optimization of a parallel machine-tool composed of (i) an 3-dof actuated parallel mechanism (a linear Delta) and (ii) a 6-dof me...
David Corbel, Olivier Company, François Pie...
ISCAS
1999
IEEE
87views Hardware» more  ISCAS 1999»
14 years 4 days ago
Instruction level power model of microcontrollers
In the design of low power systems, it is important to analyze and optimize both the hardware and the software component of the system. To evaluate the software component of the s...
C. Chakrabarti, D. Gaitonde
JUCS
2011
153views more  JUCS 2011»
12 years 10 months ago
A Framework to Evaluate Interface Suitability for a Given Scenario of Textual Information Retrieval
: Visualization of search results is an essential step in the textual Information Retrieval (IR) process. Indeed, Information Retrieval Interfaces (IRIs) are used as a link between...
Nicolas Bonnel, Max Chevalier, Claude Chrisment, G...
ICFP
2008
ACM
14 years 7 months ago
A scheduling framework for general-purpose parallel languages
The trend in microprocessor design toward multicore and manycore processors means that future performance gains in software will largely come from harnessing parallelism. To reali...
Matthew Fluet, Mike Rainey, John H. Reppy
CCGRID
2005
IEEE
14 years 1 months ago
A batch scheduler with high level components
In this article we present the design choices and the evaluation of a batch scheduler for large clusters, named OAR. This batch scheduler is based upon an original design that emp...
Nicolas Capit, Georges Da Costa, Yiannis Georgiou,...