720 search results - page 23 / 144 » Uniform Memory Hierarchies |
157
click to vote
WMPI
2004
ACM
15 years 9 months ago
2004
ACM
The cache hierarchy design in existing SMT and superscalar processors is optimized for latency, but not for bandwidth. The size of the L1 data cache did not scale over the past dec...
146
click to vote
OOPSLA
2005
Springer
15 years 9 months ago
2005
Springer
It is now well established that the device scaling predicted by Moore’s Law is no longer a viable option for increasing the clock frequency of future uniprocessor systems at the...
138
click to vote
DATE
2009
IEEE
15 years 11 months ago
2009
IEEE
Abstract—To deal with the “memory wall” problem, microprocessors include large secondary on-chip caches. But as these caches enlarge, they originate a new latency gap between...
123
Voted
ASPDAC
2006
ACM
15 years 10 months ago
2006
ACM
Scratchpad memory has been introduced as a replacement for cache memory as it improves the performance of certain embedded systems. Additionally, it has also been demonstrated tha...
170
click to vote
MICRO
1997
IEEE
15 years 8 months ago
1997
IEEE
Modern architectural trends in instruction-level parallelism (ILP) are to increase the computational power of microprocessors significantly. As a result, the demands on memory ha...