Sciweavers

720 search results - page 81 / 144
» Uniform Memory Hierarchies
Sort
View
CASES
2004
ACM
15 years 8 months ago
Reducing energy consumption of queries in memory-resident database systems
The tremendous growth of system memories has increased the capacities and capabilities of memory-resident embedded databases, yet current embedded databases need to be tuned in or...
Jayaprakash Pisharath, Alok N. Choudhary, Mahmut T...
TVCG
2010
165views more  TVCG 2010»
14 years 11 months ago
Binary Mesh Partitioning for Cache-Efficient Visualization
Abstract--One important bottleneck when visualizing large data sets is the data transfer between processor and memory. Cacheaware (CA) and cache-oblivious (CO) algorithms take into...
Marc Tchiboukdjian, Vincent Danjean, Bruno Raffin
CORR
2011
Springer
181views Education» more  CORR 2011»
14 years 8 months ago
Garbage Collection for Multicore NUMA Machines
Modern high-end machines feature multiple processor packages, each of which contains multiple independent cores and integrated memory controllers connected directly to dedicated p...
Sven Auhagen, Lars Bergstrom, Matthew Fluet, John ...
150
Voted
BMCBI
2005
154views more  BMCBI 2005»
15 years 4 months ago
GObar: A Gene Ontology based analysis and visualization tool for gene sets
Background: Microarray experiments, as well as other genomic analyses, often result in large gene sets containing up to several hundred genes. The biological significance of such ...
Jason S. M. Lee, Gurpreet Katari, Ravi Sachidanand...
DAC
2007
ACM
16 years 5 months ago
A Self-Tuning Configurable Cache
The memory hierarchy of a system can consume up to 50% of microprocessor system power. Previous work has shown that tuning a configurable cache to a particular application can red...
Ann Gordon-Ross, Frank Vahid