Sciweavers

544 search results - page 95 / 109
» Using Architectural Models to Predict the Maintainability of...
Sort
View
DSRT
2005
IEEE
14 years 1 months ago
Modeling Real-Time Distributed Simulation Message Flow in an Open Network
Understanding the characteristics of information flow in large scale real-time distributed virtual simulations (RT-DVS) is important for the development of network services that a...
Dennis M. Moen, J. Mark Pullen
ICS
2009
Tsinghua U.
14 years 4 days ago
A comprehensive power-performance model for NoCs with multi-flit channel buffers
Large Multi-Processor Systems-on-Chip use Networks-on-Chip with a high degree of reusability and scalability for message communication. Therefore, network infrastructure is a cruc...
Mohammad Arjomand, Hamid Sarbazi-Azad
CF
2009
ACM
14 years 2 months ago
A light-weight fairness mechanism for chip multiprocessor memory systems
Chip Multiprocessor (CMP) memory systems suffer from the effects of destructive thread interference. This interference reduces performance predictability because it depends heavil...
Magnus Jahre, Lasse Natvig
ICCD
2005
IEEE
102views Hardware» more  ICCD 2005»
14 years 4 months ago
Monitoring Temperature in FPGA based SoCs
FPGA logic densities continue to increase at a tremendous rate. This has had the undesired consequence of increased power density, which manifests itself as higher ondie temperatu...
Sivakumar Velusamy, Wei Huang, John Lach, Mircea R...
MOBICOM
2004
ACM
14 years 29 days ago
A scalable model for channel access protocols in multihop ad hoc networks
A new modeling framework is introduced for the analytical study of medium access control (MAC) protocols operating in multihop ad hoc networks. The model takes into account the eï...
Marcelo M. Carvalho, Jose Joaquin Garcia-Luna-Acev...