Sciweavers

643 search results - page 52 / 129
» Using Hardware Counters to Automatically Improve Memory Perf...
Sort
View
FPGA
2011
ACM
330views FPGA» more  FPGA 2011»
13 years 5 days ago
CoRAM: an in-fabric memory architecture for FPGA-based computing
FPGAs have been used in many applications to achieve orders-of-magnitude improvement in absolute performance and energy efficiency relative to conventional microprocessors. Despit...
Eric S. Chung, James C. Hoe, Ken Mai
CODES
2004
IEEE
14 years 13 days ago
Optimizing the memory bandwidth with loop fusion
The memory bandwidth largely determines the performance and energy cost of embedded systems. At the compiler level, several techniques improve the memory bandwidth at the scope of...
Paul Marchal, José Ignacio Gómez, Fr...
PERVASIVE
2006
Springer
13 years 8 months ago
Building Reliable Activity Models Using Hierarchical Shrinkage and Mined Ontology
Abstract. Activity inference based on object use has received considerable recent attention. Such inference requires statistical models that map activities to the objects used in p...
Emmanuel Munguia Tapia, Tanzeem Choudhury, Matthai...
FPL
2004
Springer
164views Hardware» more  FPL 2004»
14 years 13 days ago
Dynamic Prefetching in the Virtual Memory Window of Portable Reconfigurable Coprocessors
Abstract. In Reconfigurable Systems-On-Chip (RSoCs), operating systems can primarily (1) manage the sharing of limited reconfigurable resources, and (2) support communication betwe...
Miljan Vuletic, Laura Pozzi, Paolo Ienne
ICS
2000
Tsinghua U.
14 years 8 days ago
Hardware-only stream prefetching and dynamic access ordering
Memory system bottlenecks limit performance for many applications, and computations with strided access patterns are among the hardest hit. The streams used in such applications h...
Chengqiang Zhang, Sally A. McKee