Sciweavers

643 search results - page 5 / 129
» Using Hardware Counters to Automatically Improve Memory Perf...
Sort
View
SOSP
2007
ACM
14 years 4 months ago
TxLinux: using and managing hardware transactional memory in an operating system
TxLinux is a variant of Linux that is the first operating system to use hardware transactional memory (HTM) as a synchronization primitive, and the first to manage HTM in the sc...
Christopher J. Rossbach, Owen S. Hofmann, Donald E...
ISPASS
2007
IEEE
14 years 1 months ago
Complete System Power Estimation: A Trickle-Down Approach Based on Performance Events
This paper proposes the use of microprocessor performance counters for online measurement of complete system power consumption. While past studies have demonstrated the use of per...
W. Lloyd Bircher, Lizy K. John
ISSS
1996
IEEE
123views Hardware» more  ISSS 1996»
13 years 11 months ago
Memory Organization for Improved Data Cache Performance in Embedded Processors
Code generation for embedded processors creates opportunities for several performance optimizations not applicable for traditional compilers. We present techniques for improving d...
Preeti Ranjan Panda, Nikil D. Dutt, Alexandru Nico...
RTAS
2010
IEEE
13 years 5 months ago
DARTS: Techniques and Tools for Predictably Fast Memory Using Integrated Data Allocation and Real-Time Task Scheduling
—Hardware-managed caches introduce large amounts of timing variability, complicating real-time system design. One alternative is a memory system with scratchpad memories which im...
Sangyeol Kang, Alexander G. Dean
ISSRE
2010
IEEE
13 years 5 months ago
Pinpointing the Subsystems Responsible for the Performance Deviations in a Load Test
—Large scale systems (LSS) contain multiple subsystems that interact across multiple nodes in sometimes unforeseen and complicated ways. As a result, pinpointing the subsystems t...
Haroon Malik, Bram Adams, Ahmed E. Hassan