Sciweavers

643 search results - page 61 / 129
» Using Hardware Counters to Automatically Improve Memory Perf...
Sort
View
SIGMETRICS
2011
ACM
178views Hardware» more  SIGMETRICS 2011»
13 years 3 months ago
Should we worry about memory loss?
In recent years the High Performance Computing (HPC) industry has benefited from the development of higher density multi-core processors. With recent chips capable of executing u...
O. Perks, Simon D. Hammond, S. J. Pennycook, Steph...
ISCA
1996
IEEE
99views Hardware» more  ISCA 1996»
14 years 27 days ago
Coherent Network Interfaces for Fine-Grain Communication
Historically, processor accesses to memory-mapped device registers have been marked uncachable to insure their visibility to the device. The ubiquity of snooping cache coherence, ...
Shubhendu S. Mukherjee, Babak Falsafi, Mark D. Hil...
SIGMETRICS
1992
ACM
128views Hardware» more  SIGMETRICS 1992»
14 years 23 days ago
MemSpy: Analyzing Memory System Bottlenecks in Programs
To cope with the increasing difference between processor and main memory speeds, modern computer systems use deep memory hierarchies. In the presence of such hierarchies, the perf...
Margaret Martonosi, Anoop Gupta, Thomas E. Anderso...
SIGMETRICS
1997
ACM
103views Hardware» more  SIGMETRICS 1997»
14 years 27 days ago
Performance Issues of Enterprise Level Web Proxies
Enterprise level web proxies relay world-wide web traffic between private networks and the Internet. They improve security, save network bandwidth, and reduce network latency. Wh...
Carlos Maltzahn, Kathy J. Richardson, Dirk Grunwal...
ISCA
2007
IEEE
115views Hardware» more  ISCA 2007»
14 years 3 months ago
VPC prediction: reducing the cost of indirect branches via hardware-based dynamic devirtualization
Indirect branches have become increasingly common in modular programs written in modern object-oriented languages and virtualmachine based runtime systems. Unfortunately, the pred...
Hyesoon Kim, José A. Joao, Onur Mutlu, Chan...